

8089 8 & 16-BIT HMOS I/O PROCESSOR

- High Speed DMA Capabilities Including I/O to Memory, Memory to I/O, Memory to Memory, and I/O to I/O
- iAPX 86, 88 Compatible: Removes I/O Overhead from CPU in iAPX 86/11 or 88/11 Configuration
- Allows Mixed Interface of 8- & 16-Bit Peripherals, to 8- & 16-Bit Processor Busses
- 1 Mbyte Addressability
- Memory Based Communication with CPU
- Supports LOCAL or REMOTE I/O Processing
- Flexible, Intelligent DMA Functions Including Translation, Search, Word Assembly/Disassembly
- MULTIBUS™ Compatible System Interface

The Intel® 8089 is a revolutionary concept in microprocessor input/output processing. Packaged in a 40-pin DIP package, the 8089 is a high performance processor implemented in N-channel, depletion load silicon gate technology (HMOS). The 8089's instruction set and capabilities are optimized for high speed, flexible and efficient I/O handling. It allows easy interface of Intel's 16-bit iAPX 86 and 8-bit iAPX 88 microprocessors with 8- and 16-bit peripherals. In the REMOTE configuration, the 8089 bus is user definable allowing it to be compatible with any 8/16-bit Intel microprocessor, interfacing easily to the Intel multiprocessor system bus standard MULTIBUS™.

The 8089 performs the function of an intelligent DMA controller for the Intel iAPX 86, 88 family and with its processing power, can remove I/O overhead from the iAPX 86 or iAPX 88. It may operate completely in parallel with a CPU, giving dramatically improved performance in I/O intensive applications. The 8089 provides two I/O channels, each supporting a transfer rate up to 1.25 mbyte/sec at the standard clock frequency of 5 MHz. Memory based communication between the IOP and CPU enhances system flexibility and encourages software modularity, yielding more reliable, easier to develop systems.




Figure 1. 8089 I/O Processor Block Diagram




Figure 2.
8089 Pin Configuration

Table 1. Pin Description

Symbol	Type	Name and Function
A0–A15/ D0–D15	I/O	Multiplexed Address and Data Bus: The function of these lines are defined by the state of $\overline{S0}$, $\overline{S1}$ and $\overline{S2}$ lines. The pins are floated after reset and when the bus is not acquired. A8–A15 are stable on transfers to a physical 8-bit data bus (same bus as 8088), and are multiplexed with data on transfers to a 16-bit physical bus.
A16–A19/ S3–S6	O	Address and Status: Multiplexed most significant address lines and status information. The address lines are active only when addressing memory. Otherwise, the status lines are active and are encoded as shown below. The pins are floated after reset and when the bus is not acquired. S6 S5 S4 S3 1 1 0 0 DMA cycle on CH1 1 1 0 1 DMA cycle on CH2 1 1 1 0 Non-DMA cycle on CH1 1 1 1 1 Non-DMA cycle on CH2
\overline{BHE}	O	Bus High Enable: The Bus High Enable is used to enable data operations on the most significant half of the data bus (D8–D15). The signal is active low when a byte is to be transferred on the upper half of the data bus. The pin is floated after reset and when the bus is not acquired. \overline{BHE} does not have to be latched.
$\overline{S0}$, $\overline{S1}$, $\overline{S2}$	O	Status: These are the status pins that define the IOP activity during any given cycle. They are encoded as shown below: S2 S1 S0 0 0 0 Instruction fetch; I/O space 0 0 1 Data fetch; I/O space 0 1 0 Data store; I/O space 0 1 1 Not used 1 0 0 Instruction fetch; System Memory 1 0 1 Data fetch; System Memory 1 1 0 Data store; System Memory 1 1 1 Passive The status lines are utilized by the bus controller and bus arbiter to generate all memory and I/O control signals. The signals change during T4 if a new cycle is to be entered while the return to passive state in T3 or $T_{\overline{W}}$ indicates the end of a cycle. The pins are floated after system reset and when the bus is not acquired.
READY	I	Ready: The ready signal received from the addressed device indicates that the device is ready for data transfer. The signal is active high and is synchronized by the 8284 clock generator.

Symbol	Type	Name and Function
\overline{LOCK}	O	Lock: The lock output signal indicates to the bus controller that the bus is needed for more than one contiguous cycle. It is set via the channel control register, and during the TSL instruction. The pin floats after reset and when the bus is not acquired. This output is active low.
RESET	I	Reset: The receipt of a reset signal causes the IOP to suspend all its activities and enter an idle state until a channel attention is received. The signal must be active for at least four clock cycles.
CLK	I	Clock: Clock provides all timing needed for internal IOP operation.
CA	I	Channel Attention: Gets the attention of the IOP. Upon the falling edge of this signal, the SEL input pin is examined to determine Master/Slave or CH1/CH2 information. This input is active high.
SEL	I	Select: The first CA received after system reset informs the IOP via the SEL line, whether it is a Master or Slave (0/1 for Master/Slave respectively) and starts the initialization sequence. During any other CA the SEL line signifies the selection of CH1/CH2. (0/1 respectively.)
DRQ1–2	I	Data Request: DMA request inputs which signal the IOP that a peripheral is ready to transfer/receive data using channels 1 or 2 respectively. The signals must be held active high until the appropriate fetch/stroke is initiated.
$\overline{RQ}/\overline{GT}$	I/O	Request Grant: Request Grant implements the communication dialogue required to arbitrate the use of the system bus (between IOP and CPU, LOCAL mode) or I/O bus when two IOPs share the same bus (REMOTE mode). The $\overline{RQ}/\overline{GT}$ signal is active low. An internal pull-up permits $\overline{RQ}/\overline{GT}$ to be left floating if not used.
SINTR1–2	O	Signal Interrupt: Signal Interrupt outputs from channels 1 and 2 respectively. The interrupts may be sent directly to the CPU or through the 8295A interrupt controller. They are used to indicate to the system the occurrence of user defined events.
EXT1–2	I	External Terminate: External terminate inputs for channels 1 and 2 respectively. The EXT signals will cause the termination of the current DMA transfer operation if the channel is so programmed by the channel control register. The signal must be held active high until termination is complete.
Vcc		Voltage: +5 volt power input.
Vss		Ground.

FUNCTIONAL DESCRIPTION

The 8089 IOP has been designed to remove I/O processing, control and high speed transfers from the central processing unit. Its major capabilities include that of initializing and maintaining peripheral components and supporting versatile DMA. This DMA function boasts flexible termination conditions (such as external terminate, mask compare, single transfer and byte count expired). The DMA function of the 8089 IOP uses a two cycle approach where the information actually flows through the 8089 IOP. This approach to DMA vastly simplifies the bus timings and enhances compatibility with memory and peripherals, in addition to allowing operations to be performed on the data as it is transferred. Operations can include such constructs as translate, where the 8089 automatically vectors through a lookup table and mask compare, both on the "fly".

The 8089 is functionally compatible with Intel's iAPX 86, 88 family. It supports any combination of 8/16-bit busses. In the REMOTE mode it can be used to complement other Intel processor families. Hardware and communication architecture are designed to provide simple mechanisms for system upgrade.

The only direct communication between the IOP and CPU is handled by the Channel Attention and Interrupt lines. Status information, parameters and task programs are passed via blocks of shared memory, simplifying hardware interface and encouraging structured programming.

The 8089 can be used in applications such as file and buffer management in hard disk or floppy disk control. It can also provide for soft error recovery routines and scan

control. CRT control, such as cursor control and auto scrolling, is simplified with the 8089. Keyboard control, communication control and general I/O are just a few of the typical applications for the 8089.

Remote and Local Modes

Shown in Figure 3 is the 8089 in a LOCAL configuration. The iAPX 86 (or iAPX 88) is used in its maximum mode. The 8089 and iAPX 86 reside on the same local bus, sharing the same set of system buffers. Peripherals located on the system bus can be addressed by either the iAPX 86 or the 8089. The 8089 requests the use of the LOCAL bus by means of the RQ/GT line. This performs a similar function to that of HOLD and HLDA on the Intel 8085A, 8080A and iAPX 86 minimum mode, but is implemented on one physical line. When the iAPX 86 relinquishes the system bus, the 8089 uses the same bus control, latches and transceiver components to generate the system address, control and data lines. This mode allows a more economical system configuration at the expense of reduced CPU thruput due to IOP bus utilization.

A typical REMOTE configuration is shown in Figure 4. In this mode, the IOP's bus is physically separated from the system bus by means of system buffers/latches. The IOP maintains its own local bus and can operate out of local or system memory. The system bus interface contains the following components:

- Up to three 8282 buffer/latches to latch the address to the system bus.
- Up to two 8286 devices bidirectionally buffer the system data bus.




Figure 3. Typical iAPX 86/11, 88/11 Configuration with 8089 in LOCAL Mode, 8088, 8086 in MAX Mode

- An 8288 bus controller supplies the control signals necessary for buffer operation as well as MRDC (Memory Read) and MWTC (Memory Write) signals.
- An 8289 bus arbiter performs all the functions necessary to arbitrate the use of the system bus. This is used in place of the RQ/GT logic in the LOCAL mode. This arbiter decodes type of cycle information from the 8089 status lines to determine if the IOP desires to perform a transfer over the "common" or system bus.

The peripheral devices PER1 and PER2 are supported on their own data and address bus, the 8089 communicates with the peripherals without affecting system bus operation. Optional buffers may be used on the local bus when capacitive loading conditions so dictate. I/O programs and RAM buffers may also reside on the local bus to further reduce system bus utilization.

COMMUNICATION MECHANISM

Fundamentally, communication between the CPU and IOP is performed through messages prepared in shared memory. The CPU can cause the 8089 to execute a program by placing it in the 8089's memory space and/or directing the 8089's attention to it by asserting a hardware Channel Attention (CA) signal to the IOP, activating the proper I/O channel. The SEL Pin indicates to

the IOP which channel is being addressed. Communication from the IOP to the processor can be performed in a similar manner via a system interrupt (SINTR 1,2), if the CPU has enabled interrupts for this purpose. Additionally, the 8089 can store messages in memory regarding its status and the status of any peripherals. This communication mechanism is supported by a hierarchical data structure to provide a maximum amount of flexibility of memory use with the added capability of handling multiple IOP's.

Illustrated in Figure 5 is an overview of the communication data structure hierarchy that exists for the 8089 I/O processor. Upon the first CA from RESET, if the IOP is initialized as the BUS MASTER, 5 bytes of information are read into the 8089 starting at location FFFF6 (FFFF6, FFFF8-FFFFB) where the type of system bus (16-bit or 8-bit) and pointers to the system configuration block are obtained. This is the only fixed location the 8089 accesses. The remaining addresses are obtained via the data structure hierarchy. The 8089 determines addresses in the same manner as does the iAPX 86; i.e., a 16-bit relocation pointer is offset left 4 bits and added to the 16-bit address offset, obtaining a 20-bit address. Once these 20-bit addresses are formed, they are stored as such, as all the 8089 address registers are 20 bits long. After the system configuration pointer address is formed, the 8089 IOP accesses the system configuration block.




Figure 4. Typical REMOTE Configuration




Figure 5. Communication Data Structure Hierarchy

The System Configuration Block (SCB), used only during startup, points to the Control Block (CB) and provides IOP system configuration data via the SOC byte. The SOC byte initializes IOP I/O bus width to 8/16, and defines one of two IOP $\overline{RQ}/\overline{GT}$ operating modes. For $\overline{RQ}/\overline{GT}$ mode 0, the IOP is typically initialized as SLAVE and has its $\overline{RQ}/\overline{GT}$ line tied to a MASTER CPU (typical LOCAL configuration). In this mode, the CPU normally has control of the bus, grants control to the IOP as needed, and has the bus restored to it upon IOP task completion (IOP request—CPU grant—IOP done). For $\overline{RQ}/\overline{GT}$ mode 1, useful only in remote mode between two IOPs, MASTER/SLAVE designation is used only to initialize bus control: from then on, each IOP requests and grants as the bus is needed (IOP1 request—IOP2 grant—IOP2 request—IOP1 grant). Thus, each IOP retains bus control until the other requests it. The completion of initialization is signalled by the IOP clearing the BUSY flag in the CB. This type of startup allows the user to have the startup pointers in ROM with the SCB in RAM. Allowing the SCB to be in RAM gives the user the flexibility of being able to initialize multiple IOPs.

The Control Block furnishes bus control Initialization for the IOP operation (CCW or Channel Control Word) and provides pointers to the Parameter Block or "data" memory for both channels 1 and 2. The CCW is retrieved and analyzed upon all CA's other than the first after a reset. The CCW byte is decoded to determine channel operation.

The Parameter Block contains the address of the Task Block and acts as a message center between the IOP and CPU. Parameters or variable information is passed from the CPU to its IOP in this block to customize the software interface to the peripheral device. It is also used for transferring data and status information between the IOP and CPU.

The Task Block contains the instructions for the respective channel. This block can reside on the local bus of

the IOP, allowing the IOP to operate concurrently with the CPU, or reside in system memory.

The advantage of this type of communication between the processor, IOP and peripheral, is that it allows for a very clean method for the operating system to handle I/O routines. Canned programs or "Task Blocks" allow for execution of general purpose I/O routines with the status and peripheral command information being passed via the Parameter Block ("data" memory). Task Blocks (or "program" memory) can be terminated or restarted by the CPU, if need be. Clearly, the flexibility of this communication lends itself to modularity and applicability to a large number of peripheral devices and upward compatibility to future end user systems and microprocessor families.

Register Set

The 8089 maintains separate registers for its two I/O channels as well as some common registers (see Figure 6). There are sufficient registers for each channel to sustain its own DMA transfers, and process its own instruction stream. The basic DMA pointer registers (GA, GB — 20 bits each), can point to either the system bus or local bus, DMA source or destination, and can be autoincremented. A third register set (GC) can be used to allow translation during the DMA process through a lookup table it points to. Additionally, registers are provided for a masked compare during the data transfer and can be set up to act as one of the termination conditions. Other registers are also provided. Many of these registers can be used as general purpose registers during program execution, when the IOP is not performing DMA cycles.




Figure 6. Register Model

Bus Operation

The 8089 utilizes the same bus structure as the iAPX 86, 88 in their maximum mode configurations (see Figure 7). The address is time multiplexed with the data on the first 16/8 lines. A16 through A19 are time multiplexed with four status lines S3-S6. For 8089 cycles, S4 and S3 determine what type of cycle (DMA versus non-DMA) is being performed on channels 1 or 2. S5 and S6

are a unique code assigned to the 8089 IOP, enabling the user to detect which processor is performing a bus cycle in a multiprocessing environment.

The first three status lines, S0-S2, are used with an 8288 bus controller to determine if an instruction fetch or data transfer is being performed in I/O or system memory space.

DMA transfers require at least two bus cycles with each bus cycle requiring a minimum of four clock cycles. Additional clock cycles are added if wait states are required. This two cycle approach simplifies considerably the bus timings in burst DMA. The 8089 optimizes the transfer between two different bus widths by using three bus cycles versus four to transfer 1 word. More than one read (write) is performed when mapping an 8-bit bus onto a 16-bit bus (vice versa). For example, a data transfer from an 8-bit peripheral to a 16-bit physical location in memory is performed by first doing two reads, with word assembly within the IOP assembly register file and then one write.

As can be expected, the data bandwidth of the IOP is a function of the physical bus width of the system and I/O busses. Table 2 gives the bandwidth, latency and bus utilization of the 8089. The system bus is assumed to be

16-bits wide with either an 8-bit peripheral (under byte column) or 16-bit peripheral (word column) being shown.

The latency refers to the worst case response time by the IOP to a DMA request, without the bus arbitration times. Notice that the word transfer allows 50% more bandwidth. This occurs since three bus cycles are required to map 8-bit data into a 16-bit location, versus two for a 16-bit to 16-bit transfer. Note that it is possible to fully saturate the system bus in the LOCAL mode whereas in the REMOTE mode this is reduced to a maximum of 50%.

Table 2. Achievable 5 MHz 8089 Operations

	Local		Remote	
	Byte	Word	Byte	Word
Bandwidth	830 KB/S	1250 KB/S	830 KB/S	1250 KB/S
Latency	1.0/2.4 μ sec*	1.0/2.4 μ sec*	1.0/2.4 μ sec*	1.0/2.4 μ sec*
System Bus Utilization	2.4 μ sec PER TRANSFER	1.6 μ sec PER TRANSFER	0.8 μ sec PER TRANSFER	0.8 μ sec PER TRANSFER

*2.4 μ sec if interleaving with other channel and no wait states. 1 μ sec if channel is waiting for request.




Figure 7. 8089 Bus Operation

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature - 65°C to + 150°C
Voltage on Any Pin with

Respect to Ground - 1.0 to + 7V
Power Dissipation 2.5 Watt

**NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = 5V ±10%)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V _{IL}	Input Low Voltage	- 0.5	+ 0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} + 1.0	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = - 400 µA
I _{CC}	Power Supply Current		350	mA	T _A = 25°C
I _{LI}	Input Leakage Current ⁽¹⁾		± 10	µA	0V < V _{IN} < V _{CC}
I _{LO}	Output Leakage Current		± 10	µA	0.45V ≤ V _{OUT} ≤ V _{CC}
V _{CL}	Clock Input Low Voltage	- 0.5	+ 0.6	V	
V _{CH}	Clock Input High Voltage	3.9	V _{CC} + 1.0	V	
C _{IN}	Capacitance of Input Buffer (All input except AD ₀ - AD ₁₅ , RQ/GT)		15	pF	f _c = 1 MHz
C _{IO}	Capacitance of I/O Buffer (AD ₀ - AD ₁₅ , RQ/GT)		15	pF	f _c = 1 MHz

A.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = 5V ±10%)

8089/8086 MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Units	Test Conditions
TCLCL	CLK Cycle Period	200	500	ns	
TCLCH	CLK Low Time	(¾TCLCL) - 15		ns	
TCHCL	CLK High Time	(½TCLCL) + 2		ns	
TCH1CH2	CLK Rise Time		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10	ns	From 3.5V to 1.0V
TDVCL	Data In Setup Time	30		ns	
TCLDX	Data In Hold Time	10		ns	
TR1VCL	RDY Setup Time into 8284 (See Notes 1, 2)	35		ns	
TCLR1X	RDY Hold Time into 8284 (See Notes 1, 2)	0		ns	
TRYHCH	READY Setup Time into 8089	(¾TCLCL) - 15		ns	
TCHRYX	READY Hold Time into 8089	30		ns	
TRYLCL	READY Inactive to CLK (See Note 4)	- 8		ns	
TINVCH	Setup Time Recognition (DRQ 1,2 RESET, Ex1 1,2) (See Note 2)	30		ns	
TGVCH	RQ/GT Setup Time	30		ns	
TCAHCAL	CA Width	95		ns	
TSLVCAL	SEL Setup Time	75		ns	
TCALSLX	SEL Hold Time	0		ns	
TCHGX	GT Hold Time into 8089	40		ns	
TILIH	Input Rise Time (Except CLK)		20	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)		12	ns	From 2.0V to 0.8V

A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES

Symbol	Parameter	Min.	Max.	Units	Test Conditions
TCLML	Command Active Delay (See Note 1)	10	35	ns	$C_L = 80$ pF
TCLMH	Command Inactive Delay (See Note 1)	10	35	ns	
TRYHSH	READY Active to Status Passive (See Note 3)		110	ns	
TCHSV	Status Active Delay	10	110	ns	
TCLSH	Status Inactive Delay	10	130	ns	
TCLAV	Address Valid Delay	10	110	ns	
TCLAX	Address Hold Time	10		ns	
TCLAZ	Address Float Delay	TCLAX	80	ns	
TSVLH	Status Valid to ALE High (See Note 1)		15	ns	
TCLLH	CLK Low to ALE Valid (See Note 1)		15	ns	
TCHLL	ALE Inactive Delay (See Note 1)		15	ns	
TCLDV	Data Valid Delay	10	110	ns	
TCHDX	Data Hold Time	10		ns	
TCVNV	Control Active Delay (See Note 1)	5	45	ns	
TCVNX	Control Inactive Delay (See Note 1)	10	45	ns	
TCHDTL	Direction Control Active Delay (See Note 1)		50	ns	
TCHDTH	Direction Control Inactive Delay (See Note 1)		30	ns	
TCLGL	RQ Active Delay	0	85	ns	$C_L = 100$ pF
TCLGH	RQ Inactive Delay		85	ns	Note 5: $C_L = 30$ pF
TCLSRV	SINTR Valid Delay		150	ns	$C_L = 100$ pF
TOLOH	Output Rise Time		20	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time		12	ns	From 2.0V to 0.8V

NOTES: 1. Signal at 8284 or 8288 shown for reference only.


2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

3. Applies only to T3 and TW states.


4. Applies only to T2 state.

5. Applies only if RQ/GT Mode 1 $C_L=30$ pf, 2.7 K Ω pull up to V_{CC} .

A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT



WAVEFORMS

8089 BUS TIMING USING 8288




NOTES:

1. ALL SIGNALS SWITCH BETWEEN V_{OH} AND V_{OL} UNLESS OTHERWISE SPECIFIED.
2. RDY IS SAMPLED NEAR THE END OF T₃ TO DETERMINE IF T₄ MACHINE STATES ARE TO BE INSERTED.
3. FOLLOWING A WRITE CYCLE DATA REMAINS VALID ON THE 8089 LOCAL BUS UNTIL A LOCAL BUS MASTER DECIDES TO RUN ANOTHER BUS CYCLE. THE LOCAL BUS IS FLOATED BY THE 8089 WHEN THE 8089 ENTERS A REQUEST BUS ACKNOWLEDGE STATE.
4. SIGNALS AT 8284 OR 8285 ARE SHOWN FOR REFERENCE ONLY.
5. THE ISSUANCE OF THE 8288 COMMAND AND CONTROL SIGNALS (MRDC, MWTC, IOWC, AIOWC, INTA, AND DEN) LAGS THE ACTIVE HIGH 8089 DEN.
6. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.
7. A₈-A₁₅ ARE STABLE ON TRANSFERS TO AN 8-BIT PHYSICAL DATA BUS. A₈-A₁₅ DON'T FLOAT ON A READ FROM AN 8-BIT PHYSICAL BUS OR MULTIPLEXED WITH DATA ON A WRITE TO AN 8-BIT PHYSICAL BUS. BHE IS STABLE (NON-MULTIPLEXED) FOR ALL TRANSFERS.

WAVEFORMS (Continued)

ASYNCHRONOUS SIGNAL RECOGNITION





NOTES:

1. SETUP REQUIREMENTS FOR ASYNCHRONOUS SIGNALS ONLY TO GUARANTEE RECOGNITION AT NEXT CLK.
2. ALL INPUTS EXCEPT CA ARE LATCHED ON A CLK EDGE. THE CA INPUT IS


NEGATIVE EDGE TRIGGERED.

3. DRQ BECOMING ACTIVE GREATER THAN 30 ns AFTER THE RISING EDGE OF CLK WILL GUARANTEE NON-RECOGNITION UNTIL THE NEXT RISING CLOCK EDGE.

BUS LOCK SIGNAL TIMING AND SINTR




REQUEST/GRANT SEQUENCE




WAVEFORMS (Continued)

EXTERNAL TERMINATE SETUP



SEL SETUP AND TIMING



8089 INSTRUCTION SET SUMMARY

Data Transfers

POINTER INSTRUCTIONS			OPCODE		
			7	07	0
LPD P,M	Load Pointer PPP from Addressed Location		P P P 0	0 A A 1	1 0 0 0 1 0 M M
LPDI P,I	Load Pointer PPP Immediate 4 Bytes		P P P 1	0 0 0 1	0 0 0 0 1 0 0 0
MOVP M,P	Store Contents of Pointer PPP in Addressed Location		P P P 0	0 A A 1	1 0 0 1 1 0 M M
MOVP P,M	Restore Pointer		P P P 0	0 A A 1	1 0 0 0 1 1 M M
MOVE DATA			OPCODE		
MOV M,M	Move from Source to Destination	Source— Destination—	0 0 0 0	0 A A W	1 0 0 1 0 0 M M
MOV R,M	Load Register RRR from Addressed Location		0 0 0 0	0 A A W	1 1 0 0 1 1 M M
MOV M,R	Store Contents of Register RRR in Addressed Location		R R R 0	0 A A W	1 0 0 0 0 0 M M
MOVI R	Load Register RRR Immediate (Byte) Sign Extend		R R R 0	0 A A W	1 0 0 0 0 1 M M
MOVI M	Move Immediate to Addressed Location		R R R wb	0 0 W	0 0 1 1 0 0 0 0
			0 0 0 wb	A A W	0 1 0 0 1 1 M M

Control Transfer

CALLS			OPCODE		
			7	07	0
*CALL	Call Unconditional		1 0 0	dd A A W	1 0 0 1 1 1 M M
JUMP			OPCODE		
JMP	Unconditional		1 0 0	dd 0 0 W	0 0 1 0 0 0 0 0
JZ M	Jump on Zero Memory		0 0 0	dd A A W	1 1 1 0 0 1 M M
JZ R	Jump on Zero Register		R R R	dd 0 0 0	0 1 0 0 0 1 0 0
JNZ M	Jump on Non-Zero Memory		0 0 0	dd A A W	1 1 1 0 0 0 M M
JNZ R	Jump on Non-Zero Register		R R R	dd 0 0 0	0 1 0 0 0 0 0 0
JBT	Test Bit and Jump if True		B B B	dd A A 0	1 0 1 1 1 1 M M
JNBT	Test Bit and Jump if Not True		B B B	dd A A 0	1 0 1 1 1 0 M M
JMCE	Mask/Compare and Jump on Equal		0 0 0	dd A A 0	1 0 1 1 0 0 M M
JMCNE	Mask/Compare and Jump on Non-Equal		0 0 0	dd A A 0	1 0 1 1 0 1 M M

Arithmetic and Logic Instructions

INCREMENT, DECREMENT			OPCODE		
			7	07	0
*ADDI M,I	ADD Immediate to Memory		0 0 0 0	0 A A W	1 1 1 0 1 0 M M
*ADDI R,I	ADD Immediate to Register		R R R 0	0 0 0 0	0 0 1 1 1 0 0 0
†ADD M,R	ADD Register to Memory		0 0 0 0	0 A A W	1 1 1 0 1 1 M M
†ADD R,M	ADD Memory to Register		R R R 0	0 0 0 0	0 0 1 1 1 1 0 0

Arithmetic and Logic Instructions

ADD	OPCODE																				
ADDI M,I ADD Immediate to Memory ADDI R,I ADD Immediate to Register ADD M,R ADD Register to Memory ADD R,M ADD Memory to Register	<table><tr><td>7</td><td>0</td><td>7</td><td>0</td></tr><tr><td>0 0 0</td><td>wb</td><td>A A W</td><td>1 1 0 0 0 0 M M</td></tr><tr><td>R R R</td><td>wb</td><td>0 0 W</td><td>0 0 1 0 0 0 0 0</td></tr><tr><td>R R R 0</td><td>0 A A W</td><td></td><td>1 1 0 1 0 0 M M</td></tr><tr><td>R R R 0</td><td>0 A A W</td><td></td><td>1 0 1 0 0 0 M M</td></tr></table>	7	0	7	0	0 0 0	wb	A A W	1 1 0 0 0 0 M M	R R R	wb	0 0 W	0 0 1 0 0 0 0 0	R R R 0	0 A A W		1 1 0 1 0 0 M M	R R R 0	0 A A W		1 0 1 0 0 0 M M
7	0	7	0																		
0 0 0	wb	A A W	1 1 0 0 0 0 M M																		
R R R	wb	0 0 W	0 0 1 0 0 0 0 0																		
R R R 0	0 A A W		1 1 0 1 0 0 M M																		
R R R 0	0 A A W		1 0 1 0 0 0 M M																		
AND	OPCODE																				
ANDI M,I AND Memory with Immediate ANDI R,I AND Register with Immediate AND M,R AND Memory with Register AND R,M AND Register with Memory	<table><tr><td>0 0 0</td><td>wb</td><td>A A W</td><td>1 1 0 0 1 0 M M</td></tr><tr><td>R R R</td><td>wb</td><td>0 0 W</td><td>0 0 1 0 1 0 0 0</td></tr><tr><td>R R R 0</td><td>0 A A W</td><td></td><td>1 1 0 1 1 0 M M</td></tr><tr><td>R R R 0</td><td>0 A A W</td><td></td><td>1 0 1 0 1 0 M M</td></tr></table>	0 0 0	wb	A A W	1 1 0 0 1 0 M M	R R R	wb	0 0 W	0 0 1 0 1 0 0 0	R R R 0	0 A A W		1 1 0 1 1 0 M M	R R R 0	0 A A W		1 0 1 0 1 0 M M				
0 0 0	wb	A A W	1 1 0 0 1 0 M M																		
R R R	wb	0 0 W	0 0 1 0 1 0 0 0																		
R R R 0	0 A A W		1 1 0 1 1 0 M M																		
R R R 0	0 A A W		1 0 1 0 1 0 M M																		
OR	OPCODE																				
ORI M,I OR Memory with Immediate ORI R,I OR Register with Immediate OR M,R OR Memory with Register OR R,M OR Register with Memory	<table><tr><td>0 0 0</td><td>wb</td><td>A A W</td><td>1 1 0 0 0 1 M M</td></tr><tr><td>R R R</td><td>wb</td><td>A A W</td><td>0 0 1 0 0 1 0 0</td></tr><tr><td>R R R 0</td><td>0 A A W</td><td></td><td>1 1 0 1 0 1 M M</td></tr><tr><td>R R R 0</td><td>0 A A W</td><td></td><td>1 0 1 0 0 1 M M</td></tr></table>	0 0 0	wb	A A W	1 1 0 0 0 1 M M	R R R	wb	A A W	0 0 1 0 0 1 0 0	R R R 0	0 A A W		1 1 0 1 0 1 M M	R R R 0	0 A A W		1 0 1 0 0 1 M M				
0 0 0	wb	A A W	1 1 0 0 0 1 M M																		
R R R	wb	A A W	0 0 1 0 0 1 0 0																		
R R R 0	0 A A W		1 1 0 1 0 1 M M																		
R R R 0	0 A A W		1 0 1 0 0 1 M M																		
NOT	OPCODE																				
NOT R Complement Register NOT M Complement Memory NOT R,M Complement Memory, Place in Register	<table><tr><td>R R R 0</td><td>0 0 0 0</td><td>0 0 1 0</td><td>1 1 0 0</td></tr><tr><td>0 0 0 0</td><td>0 A A W</td><td>1 1 0 1</td><td>1 1 M M</td></tr><tr><td>R R R 0</td><td>0 A A W</td><td>1 0 1 0</td><td>1 1 M M</td></tr></table>	R R R 0	0 0 0 0	0 0 1 0	1 1 0 0	0 0 0 0	0 A A W	1 1 0 1	1 1 M M	R R R 0	0 A A W	1 0 1 0	1 1 M M								
R R R 0	0 0 0 0	0 0 1 0	1 1 0 0																		
0 0 0 0	0 A A W	1 1 0 1	1 1 M M																		
R R R 0	0 A A W	1 0 1 0	1 1 M M																		

Bit Manipulation and Test Instructions

BIT MANIPULATION		OPCODE			
SET	Set the Selected Bit	7	0 7		0
		B B B 0	0 A A 0	1 1 1 1	0 1 M M
CLR	Clear the Selected Bit	B B B 0	0 A A 0	1 1 1 1	1 0 M M
TEST		OPCODE			
TSL	Test and Set Lock	0 0 0 1	1 A A 0	1 0 0 1	0 1 M M


Control

Control		OPCODE															
		7				07				0							
HLT	Halt Channel Execution	0	0	1	0	0	0	0	0	0	1	0	0	1	0	0	0
SINTR	Set Interrupt Service Flip Flop	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
NOP	No Operation	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
XFER	Enter DMA Transfer	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
WID	Set Source, Destination Bus Width; S,D 0 = 8, 1 = 16	1	S	D	0	0	0	0	0	0	0	0	0	0	0	0	0

*II field in call instruction can be 00, 01, 10 only.

**OPCODE is second byte fetched.

All instructions consist of at least 2 bytes, while some instructions may use up to 3 additional bytes to specify literals and displacement data. The definition of the various fields within each instruction is given below:



MM Base Pointer Select	
00	GA
01	GB
10	GC
11	PP

RRR Register Field

The RRR field specifies a 16-bit register to be used in the instruction. If GA, GB, GC or TP, are referenced by the RRR field, the upper 4 bits of the registers are loaded with the sign bit (Bit 15). PPP registers are used as 20-bit address pointers.

RRR	
000	r0 GA
001	r1 GB
010	r2 GC
011	r3 BC ; byte count
100	r4 TP ; task block
101	r5 IX ; index register
110	r6 CC ; channel control (mode)
111	r7 MC ; mask/compare

PPP	
000	p0 GA ;
001	p1 GB ;
010	p2 GC ;
100	p4 TP ; task block pointer

NOTES:

BBB Bit Select Field

The bit select field replaces the RRR field in bit manipulation instructions and is used to select a bit to be operated on by those instructions. Bit 0 is the least significant bit.

wb

01 1 byte literal

10 2 byte (word) literal

dd

01 1 byte displacement

10 2 byte (word) displacement.

AA Field

00 The selected pointer contains the operand address.

01 The operand address is formed by adding an 8-bit, unsigned, offset contained in the instruction to the selected pointer. The contents of the pointer are unchanged.

10 The operand address is formed by adding the contents of the Index register to the selected pointer. Both registers remain unchanged.

11 Same as 10 except the Index register is post auto-incremented (by 1 for 8-bit transfer, by 2 for 16-bit transfer).

W Width Field

0 The selected operand is 1 byte long.

1 The selected operand is 2 bytes long.

Additional Bytes

OFFSET : 8-bit unsigned offset.

SDISP : 8/16-bit signed displacement.

LITERAL : 8/16-bit literal. (32 bits for LDPI).

The order in which the above optional bytes appear in IOP instructions is given below:



Offsets are treated as unsigned numbers. Literals and displacements are sign extended (2's complement).